

FEATURES

- 10ns Response Time
- 2ns Setup Time for Latch
- Operates on Single 5V Supply
- Dual Function in 8-Pin Package
- No Input Slew Rate Requirement
- Latch Function Included On Chip
- True Differential Inputs

APPLICATIONS

- High Speed Differential Line Receiver
- Pulse Height/Width Discriminator
- Timing and Delay Generators
- Analog to Digital Interface


DESCRIPTION

The LT1015 is a dual high speed comparator intended for line receiver and other general purpose fast comparator functions. It has 10ns response time, true differential inputs, TTL outputs, and operates from a single 5V supply. A unique output stage design virtually eliminates power supply glitching during transitions. This greatly reduces instability and crosstalk problems in multiple line applications. No minimum input slew rate is required as in previous TTL output comparators.


The LT1015 has a true latch pin for retaining output data. Setup time is 2ns, allowing the comparators to capture data much faster than the actual flowthrough response time. 8-pin miniDIP and ceramic packages allow high packing density.

TYPICAL APPLICATION

2 Channel 20MHz Clocked Line Receiver



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	7V
Differential Input Voltage.....	5V
Input Voltage Positive	Supply + 0.5V
Negative.....	-1V
Input Current (Forced) Positive	20mA
Latch Pin Voltage.....	Supply + 1V
Output Current (Continuous).....	±20mA
Operating Temperature Range	
LT1015M	-55°C to 125°C*
LT1015C	0°C to 70°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

*Air flow must be provided for $T_A > 100^\circ\text{C}$.

PACKAGE/ORDER INFORMATION

TOP VIEW		ORDER PART NUMBER
INPUT A 1	8 V+	LT1015MJ8
REFERENCE 2	7 OUTPUT A	LT1015CJ8
INPUT B 3	6 GROUND	LT1015CN8
LATCH 4	5 OUTPUT B	
J8 PACKAGE 8-LEAD CERAMIC DIP	N8 PACKAGE 8-LEAD PLASTIC DIP	

ELECTRICAL CHARACTERISTICS

$V^+ = 4.6\text{V to } 5.4\text{V}$, $V_{\text{LATCH}} = 0\text{V}$, Common Mode Input Voltage = 2.5V, $T_J = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage (Note 1)	$V_{\text{CM}} = 1.25\text{V to } (V^+ - 1.5\text{V})$	●	1	20	mV
Input Bias Current	$\Delta V_{\text{IN}} = 0\text{V}$ (Note 2)	●	15	30	μA
Reference Input Current	$\Delta V_{\text{IN}} = 0\text{V}$ (Note 2)	●	30	60	μA
Voltage Gain (Note 3)	$V_{\text{OUT}} = 0.5\text{V to } 2.5\text{V}$ Load = 1 TTL Gate	●	1000	2500	V/V
Common Mode Input Range (Note 5)	Minimum Input	●	1.0	1.25	V
	Maximum Input	●	$V^+ - 1.5$	$V^+ - 1.0$	V
Output High Voltage	$I_{\text{OUT}} = 4\text{mA}$	●	2.5		V
Output Low Voltage	$I_{\text{SINK}} = 4\text{mA}$	●	0.3	0.5	V
Supply Current	$V^+ = 5\text{V}$	●	55	70	mA
Latch Pin High Input Voltage	Device Latched	●		2	V
Latch Pin Low Input Voltage	Device Active	●	0.8		V
Latch Pin Current		●		1	mA
Propagation Delay	$\Delta V_{\text{IN}} \geq 20\text{mV}$ (Note 4) $0^\circ\text{C} \leq T_J \leq 100^\circ\text{C}$	●	7	10	ns
	$-55^\circ\text{C} \leq T_J \leq 150^\circ\text{C}$	●	7	10	ns
Latch Setup Time			2		ns

The ● denotes the specifications which apply over the full operating temperature range.

Note 1: Input offset voltage is the maximum required to drive the output to a low state of 0.5V and a high state of 2.5V.

Note 2: Input currents are measured by applying a large positive differential input voltage. The resulting input current is divided by two to obtain input current at $\Delta V_{\text{IN}} = 0\text{V}$.

Note 3: Voltage gain is guaranteed by design, but not tested.

Note 4: Propagation delay is sample tested in production with a large overdrive. The limit is guard banded to account for the slight increase ($\approx 500\text{ps}$) at 20mV overdrive.

Note 5: Common mode input range is the voltage range over which the differential input offset voltage is less than 20mV. If both inputs remain inside this common mode range, propagation delay will be unaffected. It will also be normal if the signal input is below the 1.25V lower limit when the input transition begins. An increase in propagation delay of up to 10ns may occur if the signal input is above the upper common mode limit when the transition begins. Sine wave inputs may not be affected when the peak exceeds the common mode range if the signal is inside the common mode range for 10ns before threshold is reached.

Note 6: For typical curves see the LT1016 data sheet.